Maximize CMOS Data Processing Speed Through Low Temperature Operation

Mingchen Zhuang; Yongziqian Gou; Zixian Liu; Yichen Cai; Rui Ma

doi:10.54254/2755-2721/2025.30617

Article Information

Received: 9 December 2025

Published: 18 December 2025

DOI: https://doi.org/10.54254/2755-2721/2025.30617

Article Type: Research Article

Cite this article

Zhuang,M.;Gou,Y.;Liu,Z.;Cai,Y.;Ma,R. (2025). Maximize CMOS Data Processing Speed Through Low Temperature Operation. Applied and Computational Engineering,217,92-99.

Data availability

The datasets used and/or analyzed during the current study will be available from the authors upon reasonable request.

Disclaimer/Publisher's Note

The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of EWA Publishing and/or the editor(s). EWA Publishing and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.

About this Volume

Volume Title: ACE Vol.217

Part of Series: Applied and Computational Engineering

ISSN: 2755-2721 (Print) / 2755-273X (Online)

Copyright & License

[1]Cheng R, Li B, Wang Z W, et al. Low-temperature CMOS technology for high-performance computing: development and challenges (in Chinese). Sci Sin Inform, 2024, 54: 88–101, doi: 10.1360/SSI-2023-0347

[2]Chang, J., Abidi, A. A., & Viswanathan, C. R. (1994). Flicker Noise in CMOS Transistors from Subthreshold to Strong Inversion at Various Temperatures. IEEE Transactions on Electron Devices, 41(11), 1965–1971.

[3]Cheng, B., & Woo, J. (1997). A Temperature-Dependent MOSFET Inversion Layer Carrier Mobility Model for Device and Circuit Simulation. IEEE Transactions on Electron Devices, 44(2), 343-345. https: //doi.org/10.1109/TED.1997.560090

[4]Zhang, Y., Xu, J., Lu, T.-T., Zhang, Y., Luo, C., & Guo, G. (2021). Hot Carrier Degradation in MOSFETs at Cryogenic Temperatures Down to 4.2 K. IEEE Transactions on Device and Materials Reliability, 21(4), 620-625. https: //doi.org/10.1109/TDMR.2021.3124417

[5]Saligram, R., Raychowdhury, A., & Datta, S. (2024). The future is frozen: cryogenic CMOS for high-performance computing. Chip, 3(1), 100082.

[6]Hu, J. (2006). Low temperature effects on cmos circuits. Dept. Elec. Eng., Northwestern Univ, Evanston, IL.

[7]NehaGoel, Ankit Tripathi, “Temperature effects on Threshold Voltage and Mobility for Partially Depleted SOI MOSFET”International Journal of Computer Applications, vol.42, no. 21, pp. 56, March 2012.

[8]Victor Sverdlov, Yehuda Naveh, Konstantin Likharev, "Temperature scaling of CMOS circuit power consumption" Physica E: Low-dimensional Systems and Nanostructures, vol. 18, no. 1-3, pp. 2, August, 2002.